# A 21 Gb/s Arbitrary Binary Sequence Generator for PMCW Radar based on a TSPC Serializer in 22 nm FDSOI

Florian Probst<sup>#1</sup>, Andre Engelmann<sup>#</sup>, Vadim Issakov<sup>\$</sup>, Robert Weigel<sup>#</sup>

\*Institute for Electronics Engineering, Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany

\*Institute for CMOS Design, Technische Universität Braunschweig, Germany

1florian.probst@fau.de

Abstract — This work presents an arbitrarily programmable pseudo-random binary sequence (PRBS) generator for phase-modulated continuous-wave (PMCW) radar transmitters. It incorporates a mixed-signal architecture with a digitally implemented shift register connected to a novel serializer architecture based on true single-phase-clock (TSPC) flip-flops. Unlike static, non-configurable linear-feedback shift registers (LFSRs), this circuit can generate more complex sequences, like the almost perfect auto-correlation sequence (APAS), that exhibit a better radar performance. The circuit is realized on a 22 nm fully-depleted silicon on insulator (FDSOI) technology and consumes a total chip area of  $600 \times 530 \,\mu\text{m}^2$ . On-wafer measurements show a maximum chip rate of 21 Gb/s at a 16.9 mW power consumption. To the best of the authors' knowledge, the proposed circuit marks the first programmable PRBS generator operating at this high chip rate. It paves the way for on-chip generation of complex broadband sequences for millimeter-wave digital MIMO radar systems for consumer or automotive applications.

Keywords — Almost perfect auto-correlation sequences (APAS), fully-depleted silicon on insulator (FDSOI), phase-modulated continuous-wave (PMCW) radar, pseudo-random binary sequence (PRBS) generator, true single-phase-clock (TSPC) flip-flop.

## I. INTRODUCTION

There exist numerous potential applications of radar systems, ranging from highly automated driving (HAD) over gesture recognition to data transmission. In this context, the demand for research into innovative radar concepts is an essential part of millimeter-wave (mmWave) circuit and system design. The most commonly used radar waveform is frequency-modulated continuous-wave (FMCW), which exhibits a simple architecture but lacks a modulation to encode communication data [1]. In contrast, phase-modulated continuous-wave (PMCW) radar systems represent a viable alternative, which recently has become an interest of research [2], [3]. The PMCW system's simplified block diagram in Fig. 1 shows that a carrier frequency is modulated using binary phase-shift keying (BPSK) with a pseudo-random binary sequence (PRBS). The radar signal's time of flight can be determined by correlating the down-converted receive signal with the time-shifted PRBS, generating a range bin for each bit of the sequence used. The most significant advantage of PMCW radar is that the binary sequences can easily be used to generate MIMO systems [4], [5], allow data transmission in the form of joint radar-communication (RadCom) systems [6], or share the radio frequency (RF)




Fig. 1. Simplified block diagram of a PMCW radar system.

bandwidth with other radar systems utilizing code-division multiple access (CDMA). Also, compared to FMCW systems, no high-linear frequency synthesizer is needed, and the tuning range of the local oscillator decreases.

Existing PMCW radar systems utilize the frequency band around 79 GHz [3]. However, bandwidth limitations reduce the achievable range resolution  $\Delta R = c_0/(2R_{\rm C})$ , as the PRBS's chip rate  $R_{\rm C}$  equals half the modulated RF bandwidth. The range resolution can be significantly increased at higher frequencies with greater available bandwidth, like the D- or Y-Band. Additionally, the transceiver modules become much smaller, so several can be integrated into one chip. The challenging design of integrated circuits at these frequencies requires state-of-the-art semiconductor technologies. An appropriate option is 22 nm fully-depleted silicon on insulator (FDSOI), which can be used to build high-speed digital circuits as well as competitive mmWave building blocks [7].

An essential component of PMCW radar transmitters is the PRBS generator, which can be realized through two different approaches. One of them is based on linear-feedback shift registers (LFSRs), which are very efficient regarding chip area and power consumption. By specific feedback and logical connection of the flip-flops (FFs) outputs, this architecture can generate m-sequences whose sequence length  $L_{\rm C}=2^N-1$  is at maximum compared to N, the number of flip-flops used [8]. One implementation of this topology is presented in [9] and is well-suited to be used in PMCW radars.

However, other sequences, like the almost perfect auto-correlation sequence (APAS) [10] or the zero correlation zone (ZCZ) sequence [11], outperform the m-sequence in terms of low sidelobes and robustness to Doppler shifts [12], [13]. Nevertheless, circuit-level generation of these sequences requires a different, more complicated mixed-signal hardware approach, where the desired PRBS is stored in a digitally implemented circuit. Existing publications rely on an all-digital variant of this circuitry [3], which is not applicable at

the targeted chip rates above 10 Gb/s. Instead, this paper proposes a mixed-signal, high-speed circuitry with a low power consumption and maximum sequence flexibility to be used in an ultra-wide bandwidth PMCW gesture recognition radar.

### II. SYSTEM AND TIMING DESCRIPTION

Figure 2 shows the block diagram of the programmable binary sequence generator and the timing relations of its most important signals. The circuit has two input signals, the clock signal CLK which determines the system's chip rate  $R_{\rm C}$ and the SYN signal, responsible for the synchronization. The most important building block is the digitally implemented programmable shift register, which stores the desired PRBS. It has five parallel outputs D[1-5], of which the first two change on the rising edge and the others at the falling edge of each digital clock CLK5. The synchronized falling edge of SYN starts the shift register. Its outputs are connected to a serializer consisting of a multiplexer and a select signal generator. The latter creates the select signal S[1-5], only one of which is a logic high at a time, which connects the respective data lines D[1-5] to the system's PRBS output. The clock division and synchronization are performed in the input circuitry represented by the left building block in Fig. 2a. The division by five, resulting in a 5:1 serializer architecture, is chosen, as it proves to be a good compromise between the complexity of the RF building blocks and the resulting digital clock frequency. Apart from the shown high-speed in- and outputs, the circuit provides a digital interface for programming the desired sequence and its length, which is not shown.




Fig. 2. Block diagram of the proposed mixed-signal serializer-based arbitrary binary sequence generator in (a) and its timing diagram in (b).

# III. CIRCUIT REALIZATION

The circuit is implemented on a 22 nm FDSOI technology, and solely super-low-threshold-voltage (SLVT) transistors are used as they incorporate the maximum timing performance. It has been shown that this technology is excellent for implementing true single-phase-clock (TSPC) FFs [9], whose

core circuit is shown in Fig. 3a. Its output signal NQ is connected to the circuits in Fig. 3b to 3d to form a common, settable, and resettable FF, respectively. TSPC FFs belong to the dynamic topology and combine low power consumption and time delay, making them an ideal choice for the desired application.




Fig. 3. Core circuit of a TSPC FF, which is connected to (b)-(d) to generate a common, settable, and resettable D-FF.


Figure 4 presents the used building blocks' hardware implementation, where an external connection is marked by a rectangle and an internal by a circle. The input circuit is shown in Fig. 4a, which generates the digital clock, synchronizes the SYN signal, and also contains an inverter-based input buffer for the clock. The clock divider is realized through digital standard cells connected in a custom layout, and the TSPC-FFs described above synchronize its in- and outputs. These FFs are also the critical component in the select signal generator in Fig. 4b. It is implemented as a ring oscillator that is synchronously started by the SYN,S signal. Together with the three-stage inverter-based multiplexer pictured in Fig. 4c, they form the serializer. To the best of the authors' knowledge, this architecture has not yet been reported in the literature. The data input for the serializer is generated in the digitally implemented, programmable shift register shown in Fig. 4d. As it is clocked at one-fifth of the PRBS's chip rate, there are five parallel lanes that can be programmed freely with the desired sequence. Variable feedback allows the sequence length to be configured individually, with a maximum adjustable length of 1024. The serializer's output is connected to an inverter buffer, which increases its drive strength to measure the circuit.

The micrograph in Fig. 5 shows the breakout circuit with a chip size of  $600\times530\,\mu\text{m}^2$  and illustrates the ratio between the digital part and the custom-built RF part with a size of  $180\times120\,\mu\text{m}^2$  and  $55\times22\,\mu\text{m}^2$ , respectively. The circuit contains an SPI interface for external programming.

## IV. MEASUREMENT RESULTS

The circuit is measured using a wafer-prober, whereas an *E9275D* PSG analog signal generator supplies the clock signal, and a *UXR0254A* high-speed oscilloscope captures the circuit's output signal at a sampling rate of 128 GS/s. An *N6705B* power analyzer provides the supply voltage and the synchronization signal and measures the circuit's power consumption.

The measurement results in Fig. 6 show the maximum chip rate  $R_{\text{Cmax}}$  and the corresponding power consumption






Fig. 4. (a): Input circuitry with clock buffer, synchronization FFs, and clock divider. (b) Select signal generator implemented as a synchronously started TSPC-based ring oscillator used to control the MUX shown in (c). (d) Digitally implemented, programmable parallel shift register with variable feedback to adjust the sequence length.



Fig. 5. Micrograph of the realized  $600 \times 530 \,\mu\text{m}^2$  chip.

as a function of the supply voltage. This value is determined by offline signal processing, where the system's output signal captured at the oscilloscope's maximum data rate is correlated in the time domain with the programmed PRBS interpolated at the same data rate. When the timing constraints in the digital circuit and serializer are met, the correlation signal shows characteristic peaks with a time difference of  $\Delta T = R_{\rm C} L_{\rm C}$ , where  $L_{\rm C}$  equals the programmed sequence length. The supply voltage is swept in 10 mV steps between 0.55 V, the minimal supply voltage of the digital part, and 0.88 V, the maximally allowed supply voltage of the technology.  $R_{\text{Cmax}}$  is determined at a 0.5 Gb/s resolution. The circuit's maximum chip rate of 21 Gb/s can be generated at  $V_{\rm DD} = 0.87 \, \rm V$  with a power consumption of 21.2 mW. However, this power includes the output buffer driving the  $50\,\Omega$  input of the oscilloscope. In an integrated radar transmitter, the PRBS generator would be connected to a modulator's high-impedance input. Therefore, a second power measurement is performed, where the circuit's output is not probed, resulting in 16.9 mW.

The proposed mixed-signal circuit can be used to generate sequences more complex than a simple m-sequence, unlike classical LFSR-based topologies [9]. For illustration, Fig. 7a pictures the characteristic correlation results of an APAS and a ZCZ next to an m-sequence, which were obtained as described above. The corresponding eye diagram can be seen in Fig. 7b, exhibiting an eye height, peak-to-peak jitter, and RMS jitter of 500 mV, 25 ps, and 2.4 ps, respectively. Both measurements





Fig. 6. Measured maximum chip rate  $R_{\rm Cmax}$  as a function of the supply voltage  $V_{\rm DD}$  (solid) and corresponding power consumption (dashed).






Fig. 7. (a): Correlation of the measured signal with the programmed PRBS using an m-sequence, APAS, and ZCZ at  $R_{\rm C}=20\,{\rm Gb/s}$  and  $V_{\rm DD}=0.88\,{\rm V}$ . (b): Corresponding measured on-die output eye diagram of the PRBS signal.

were created at a 20 Gb/s chip rate and a supply voltage of 0.88 V.

Table 1. State-of-the-art PRBS generators.

		[9]	[15]	[16]	This work
Process	_	22 nm CMOS	40 nm CMOS	130 nm SiGe	22 nm CMOS
$f_T / f_{max}$	GHz	350/370	260/-	300/500	350/370
$\mathbf{R}_{Cmax}$	Gb/s	33	15	80	21
$\mathbf{L}_{\mathbf{C}}$	_	$2^{11}-1$	$2^{31}-1$	$2^{15}-1$	$\leq 2^{10}$
$V_{DD}$	V	0.88	1.1	4	0.87
$P_{DC,Core}$	mW	3.1	8.8	1200	16.9
Area	$\mu \mathrm{m}^2$	42	3700	$1.38 \cdot 10^{6}$	22810
FoM	fJ/Bit	8	42	1000	80
Prog. Sequence	_	No	No	No	Yes

#### V. CONCLUSION AND DISCUSSION

In the literature, [14] is the only publication found by the authors presenting an arbitrarily programmable PRBS generator. However, this work was implemented on a field-programmable gate array (FPGA) and only reached a chip rate of 5 Gb/s with unknown power consumption. This makes a comparison of this work to the state of the art difficult. Nevertheless, Table 1 shows a comparison of the presented circuit to recently published LFSR-based PRBS generators, representing the closest topology. It uses the common figure of merit (FoM) as the power consumption divided by the word length times the bit rate in fJ/Bit. The increased circuit complexity translates into an increase in chip area and degradation in FoM to 80 fJ/Bit. However, it must be emphasized that the compared publications can only generate a single sequence with non-optimal radar performance. This additional degree of freedom justifies an increased area and power consumption.

This work presented the first arbitrarily programmable integrated PRBS generator based on a novel TSPC FF serializer architecture reaching a chip rate of 21 Gb/s. When used in a PMCW radar transmitter, advanced sequences with ideal correlation properties and a good Doppler shift tolerance can be generated, making the resulting system superior to systems using an LFSR for sequence generation.

### ACKNOWLEDGMENT

The authors thank GLOBALFOUNDRIES for providing silicon fabrication through the 22FDX<sup>®</sup> university program. This work is funded by the Federal Ministry of Education and Research (BMBF), Germany, through the research project "ForMikro-REGGAE" under grant 16E106S1.

#### REFERENCES

- J. Rimmelspacher, R. Ciocoveanu, G. Steffan, M. Bassi, and V. Issakov, "Low Power Low Phase Noise 60 GHz Multichannel Transceiver in 28 nm CMOS for Radar Applications," in 2020 RFIC, pp. 19–22.
- [2] A. Engelmann, F. Probst, P. Hetterle, R. Weigel, and M. Dietz, "A Low-Voltage Broadband D-Band BPSK Modulator for a PMCW Radar Transmitter in 22 nm FDSOI," in 2022 APMC, pp. 366–368.
- [3] D. Guermandi et al., "A 79-GHz 2 × 2 MIMO PMCW Radar SoC in 28-nm CMOS," IEEE J. Solid-State Circuits, vol. 52, no. 10, pp. 2613–2626, 2017.
- [4] A. Bourdoux et al., "PMCW waveform and MIMO technique for a 79 GHz CMOS automotive radar," in 2016 RadarConf, pp. 1–5.
- [5] F. Probst et al., "A 15-Gb/s PMCW Radar PRBS-Generator for MIMO and Joint Radar-Communication Systems," in 2022 APMC, pp. 288–290.

- [6] L. Giroto de Oliveira et al., "Joint Radar-Communication Systems: Modulation Schemes and System Design," IEEE Trans. Microw. Theory Tech., vol. 70, no. 3, pp. 1521–1551, 2022.
- [7] S. Ong et al., "A 22nm FDSOI Technology Optimized for RF/mmWave Applications," in 2018 RFIC, pp. 72–75.
- [8] A. Turkmani and U. Goni, "Performance evaluation of maximal-length, gold and kasami codes as spreading sequences in cdma systems," in *Proceedings of 2nd IEEE International Conference on Universal Personal Communications*, vol. 2, 1993, pp. 970–974 vol.2.
- [9] F. Probst, A. Engelmann, M. Dietz, V. Issakov, and R. Weigel, "An Area Efficient Low-Power mmWave PRBS Generator in FDSOI," in 2022 IMS, pp. 283–286.
- [10] W. Van Thillo et al., "Almost perfect auto-correlation sequences for binary phase-modulated continuous wave radar," in 2013 European Radar Conference, pp. 491–494.
- [11] X. Tang, P. Fan, and S. Matsufuji, "Lower bounds on correlation of spreading sequence set with low or zero correlation zone," *Electronics Letters*, vol. 36, pp. 551 – 552, 2000.
- [12] L. Giroto de Oliveira et al., "Doppler Shift Tolerance of Typical Pseudorandom Binary Sequences in PMCW Radar," Sensors, vol. 22, no. 9, 2022.
- [13] J. Overdevest, F. Jansen, F. Uysal, and A. Yarovoy, "Doppler Influence on Waveform Orthogonality in 79 GHz MIMO Phase-Coded Automotive Radar," *IEEE Trans. Veh. Technol.*, vol. 69, no. 1, pp. 16–25, 2020.
- [14] G. Notzon, R. Storch, T. Musch, and M. Vogt, "An FPGA-Based Measurement Generator for Cyclically Shifted Binary Signals," in 2018 EuMC, pp. 922–925.
- [15] J. Hu, Z. Zhang, and Q. Pan, "A 15-Gb/s 0.0037-mm<sup>2</sup> 0.019-pJ/Bit Full-Rate Programmable Multi-Pattern Pseudo-Random Binary Sequence Generator," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 9, pp. 1499–1503, 2020.
- [16] M. M. Khafaji, R. Henker, and F. Ellinger, "A 1-pJ/bit 80-Gb/s 12<sup>15</sup>-1 PRBS Generator With a Modified Cherry–Hooper Output Driver," *IEEE J. Solid-State Circuits*, vol. 54, no. 7, pp. 2059–2069, 2019.