




## STATUS QUA




## DESCRIPTION




## NEW INSIGHTS



## QUANTITATIVE IMPACT




## PROPOSED CONCEPT GOALS




- **Conventional reflectionless scheme**
  - An additional path to absorb the power at stopband
  - Condition:  $Y_{in1} + Y_{in2} = 1$

 Simplify the implementation

- **Proposed reflectionless scheme**
  - Reflectionless circuit is located at the front-end of main circuit
  - Condition:  $Y_{in} = 1$




Conventional scheme




Proposed scheme

# Reflectionless Circuit

- **Ideal equivalent circuit model**
  - A resistor is located at the end of microstrip line to absorb power at stopband
  - Optimize passband bandwidth and reflectionless level by adjusting impedance of microstrip
- **Reflectionless circuit using stacked-coupled microstrip line**




Absorbing resistor





# Balun Circuit

- Ideal equivalent circuit model**
  - Consists of two symmetrical couplers
  - Optimize passband bandwidth and return loss by adjusting impedance of microstrip
- Balun circuit using stacked-coupled microstrip line**
  - Set two symmetrical couplers as U-shape for size miniaturization
  - Optimize the Imbalance of the balun by adjusting the gap  $g$



# Input-Reflectionless Balun

- **Input-reflectionless balun using stacked-coupled microstrip line**
  - Adjust the bandwidth and center frequency of the proposed reflectionless and balun circuits simultaneously
  - Cascade these two circuits



NR operating band	Uplink (UL) operating band BS receive / UE transmit $F_{UL,low} - F_{UL,high}$	Downlink (DL) operating band BS transmit / UE receive $F_{DL,low} - F_{DL,high}$
n7	2500 MHz – 2570 MHz	2620 MHz – 2690 MHz
n38	2570 MHz – 2620 MHz	2570 MHz – 2620 MHz
n41	2496 MHz – 2690 MHz	2496 MHz – 2690 MHz
N48	3550 MHz – 3700 MHz	3550 MHz – 3700 MHz
n78	3300 MHz – 3800 MHz	3300 MHz – 3800 MHz


- Comparison table

Ref.	MWCL	EuMC2019	TMTT	This Work
Technology	Coupled line	Microstrip & slot-line	Microstrip & slot-line	Stacked-coupled microstrip line
$f_0$ (GHz)	3.6	2	0.988	<b>3.1</b>
IL* (dB)	1.8	0.5	0.67	<b>1.1</b>
FBW(%)	19	98.8	56.78	<b>45</b>
A.-Im(dB)/P.-Im( $^{\circ}$ )**	0.3/3	0.16/1	0.35/2.61	<b>0.22/1</b>
Reflectionless Range (GHz)	N/A	0.01 to 5	0.01 to 3	<b>0.01 to 8.2</b>
Core Size	$0.0558(\lambda_g^2)$	$2133 \text{ mm}^2$	N/A	<b><math>0.0504(\lambda_g^2)</math> <math>170.8 \text{ mm}^2</math></b>


\*: Insertion loss. \*\*: Amplitude-Imbalance/Phase-Imbalance.

# Measurements

- **S-parameters**
- ✓ Operation band: 2.4-3.8 GHz
- ✓ Reflectionless level: -10 dB (DC-8.2 GHz)



- **Phase/amplitude imbalance**
- ✓ Phase imbalance  $\leq 1^\circ$
- ✓ Amplitude imbalance  $\leq 0.22$  dB



# Conclusion

- **Feature**
  - ✓ Wide passband
  - ✓ Wide input-reflectionless range
  - ✓ Low phase/amplitude imbalance
- **Next step**
  - Expand reflectionless range and achieve three-port reflectionless balun

