

Tu3B-1

A 450W GaN-Based Limiter for S-Band Application

R. Mathieu[#], H. Debergé[#], E. Richard[#], N. Belouchrani[#],
C. Chang[#], M. Camiade[#], A. Bessemoulin[#]

M. Olivier^{\$}, J-F. Goupy^{\$}, M. Stanislawiak^{\$}

[#]United Monolithic Semiconductors SAS, France

^{\$}Thales LAS-SRA, France



Outline

- Introduction
- UMS GH15 technology
- Design consideration
- Measurement results
- State of the art
- Conclusion
- Acknowledgment

Outline

- **Introduction**
- UMS GH15 technology
- Design consideration
- Measurement results
- State of the art
- Conclusion
- Acknowledgment

- New receivers require SWaP (Size Weight and Power) components in order to become more and more integrated
 - RF Power Limiters are key components for receiver, they must ensure :
 - High power handling
 - Low insertion losses
 - Low flat Power Leakage
 - Integrability
 - Usually Limiter are made of Silicon or GaAs PIN Diodes
- ➔ Alternative proposed here is to use GaN technology to realize integrated high power limiter

Outline

- Introduction
- **UMS GH15 technology**
- Design consideration
- Measurement results
- State of the art
- Conclusion
- Acknowledgment



- Applications up to Ka Band (35 GHz)
- Technology Features
 - 4 Inch AlGaN/GaN on 70 μ m SiC substrate
 - Thin and thick metal Layers
 - Air bridges
 - Vias interconnects
 - Mechanical BCB protection
- Components
 - GaN HEMT with $L_g = 150$ nm
 - Source terminated field plate topology
 - Switch type devices
 - 20 years life time @ T_j ROR = 200 $^{\circ}$ C
 - Diodes
 - Inductors
 - 175 pF/mm 2 MIM capacitors (DLD)
 - 350 pF/mm 2 MIM Capacitors (DHD)
 - TaN / TiWSi thin film resistors

- Technology Features (**What's News**)
 - Over Via capacitor (DLD and DHD)
 - Moisture Protection
 - Optimized transistor layout for low-noise applications
 - Extended frequency capability

Outline



- Introduction
- UMS GH15 technology
- **Design consideration**
- Measurement results
- State of the art
- Conclusion
- Acknowledgment

- RF Power Limiter key parameters
 - Bandwidth → Low Coff
 - Insertion losses → High Roff / Low Coff
 - Power handling / Flat leakage → Low Ron
 - Maximum peak current




Design consideration

- GaN Limiter power cell



- Diodes are used to reduce R_{on} resistance
- Limiter triggering level is set by Gate voltage (V_{g_block})

Design consideration




- 2 Stage / quarter-wave structure
- 1st stage sizing
 - Sustain 250W (~6A)
 - Limited 1.4 A/mm saturation current per transistor
 - L_tune is used to accord Coff
 - Quarter-wave length to maximize second stage performances (isolation and flat leakage)
- 2nd stage sized to minimize flat power leakage

$$I_{peak} = 2 \sqrt{\frac{2 P_{RF_in}}{R_0}} \sim 6A$$

Design consideration

- **Manufactured MMIC**
 - Die size : 2,5 mm x 2 mm





- **1st stage sizing**
 - $W = 2 \times 4 \times 8 \times 150 \text{ } \mu\text{m}$
- **2nd stage**
 - $W = 2 \times 6 \times 40 \text{ } \mu\text{m}$
- **Diodes**
 - Sized to handle until 8mA of RMS current during hard limitation of the limiter

Outline

- Introduction
- UMS GH15 technology
- Design consideration
- **Measurement results**
- State of the art
- Conclusion
- Acknowledgment

Measurement results


- On wafer measurements / Small signal (10 dies)



- Insertion Losses < 0.6 dB on [2.6 – 3.8] GHz
- Input reflexion coefficient < -13 dB
- Output reflexion coefficient < -15 dB

Measurement results

- Text fixture / High power measurements




- Test conditions
 - Temp = 25 °C
 - Pulsed input power
 - Duty cycle 15%
 - <10ms

- Flat power leakage < 20 dBm
- Triggering level : $P_{in1dB} = 16$ dBm



Measurement results

- RF step stress test
- Test conditions (4 Devices)
 - Tcase = 75 °C
 - Freq = 3.1 GHz
 - Pulsed input power
 - Duty cycle 15%
 - <10ms
 - From 150W to 450W by 10W step
 - 10 min between each step
- No performance or structural degradation observed. Small signal measurement performed to confirm.
- **Power Handling of 450W (pulsed) achieved**



Measurement results


- Amplitude recovery time measurement



- Low amplitude recovery time < 200 ns @450W pulsed

Measurement results

- First stage limiter temperature measurement



- Test conditions

- Temp = 75 °C
- Pulsed input power
 - Duty cycle 15%
 - <10ms

- ROR junction temperature is reached after 55 dBm of pulsed input power

Outline

- Introduction
- UMS GH15 technology
- Design consideration
- Measurement results
- **State of the art**
- Conclusion
- Acknowledgment


State of the art

Ref.	Technology	Freq (GHz)	Limiting cell	Pmax (W)	Insertion Loss (dB)	Leakage (dBm)
[3]	GaAs	2-5	VPIN diodes	100 (CW)	0.5	16
[4]	BiCMOS	3	PIN diodes	63 (P)	0.5	20
[5]	GaAs	3-28	VPIN diodes	4 (CW)	0.39	17
[6]	GaN	1-6	FET	50 (CW)	0.6	22
This work	GaN	2.6-3.6	Cold FET + Schottky diodes	450 (P)	0.5	<20

Outline

- Introduction
- UMS GH15 technology
- Design consideration
- Measurement results
- State of the art
- **Conclusion**
- Acknowledgment

- Robust High power 2 stages GaN limiter
 - Low insertion losses < 0.6 dB
 - State of the art power handling
 - > 450 W pulsed input power
 - $T_j < 200$ °C @ 55 dBm
 - Low Recovery time limiter
 - < 200 ns at 450Wc



Outline

- Introduction
- UMS GH15 technology
- Design consideration
- Measurement results
- State of the art
- Conclusion
- **Acknowledgment**

Acknowledgment

**Author would like to acknowledge the assistance and support of
Thales and the French MOD**