

Millimeter wave circuits for Phased Array communication systems in 28nm CMOS technology


Fabio Padovan, Cherniak Dmytro, Saleh Karman, Quadrelli Fabio, Davide Manente

Infineon Technologies AG





- Introduction
- Phased Array System
- Frequency Synthesizers for Phased Array System
- Up-Down conversion
- Conclusion

- Society and economy are seeing a strong transformation → digital technology and digital business innovation
- All information are transformed into Digital Data and the number of communication links and data storage clouds are exploding
- Need of improved nano-scaled technologies, high data rate communication systems
- Phased array systems allow to increase efficiency of the communication network






Phased Array System

- Phased array systems exploit the use of multiple antennas to increase the directivity of the equivalent antenna resulting in a greater resilience to the spatial interference, an improvement of the signal-to-noise ratio and higher power
- Different architectures possible depending on target frequency and performance/flexibility demand
- Challenging RF-mmWave circuits of the phased array system are **Frequency Synthesizers** and **Up-Down Converter**



Frequency Synthesizers

- Frequency synthesizers provide the LO signal to the system
- Jitter requirement is proportional the modulation complexity, 1024QAM require <50fs PLL jitter (6G perspective)
- Digital PLL provide many advantages
 - Area optimization
 - Power optimization
 - Flexibility/configurability
 - Superior jitter performance







LO and Phased Array



- The phase-shifter in the LO path enables higher beam steering accuracy than in the RF/IF phase-shifting cases



- Avoids routing of the mmW LO signal on the IC and allows $10 \cdot \log(N)$ reduction in PLL PN from over-the-air coupling
- PLL can do phase shifting




- Skew and mismatch on reference clock path introduces phase shift inaccuracies
- Digital Phase Offset Correction (DPCO) unit senses the offset and cancels it via DTC




DPLL Measurements

- Implemented in 28nm CMOS Bulk, active area 0.21mm², Power 10.9mW
- F_{out} : 12.9 to 15.1 GHz
- Jitter/Noise performance
 - 70,9fs (1k-100M) Single element → PN @1 MHz= -114,6 dBc/Hz
 - 51,86fs (1k-100M) Combined → PN @1 MHz= -117,4 dBc/Hz



Die Micrograph






*ISSCC2021

- Phase Resolution 0.7m° (19bit)
- Phase-Error 0.6°rms
- Settling-Time $<1.05\mu\text{s}$
- Long-term phase deviation $<0.39^\circ\text{rms}$


	This Work	J. Pang JSSC 2019	L. Wu JSSC 2013
Phase-Shifting Method	Digital PLL Mod.	Active Analog	IL-Oscillator
Frequency Range (GHz)	12.9-to-15.1	26.5-to-29.5	42.75-to-49.5
Resolution	0.7m° (19 bit)	11m° (15 bit)	22.5° (4 bit)
Phase-Error RMS/Peak	$0.6^\circ/1.6^\circ$	$0.3^\circ/5.1^\circ$	$0.93^\circ/1.5^\circ$
Max Settling Time (μs)	1.05	N/A	N/A
*Power (mW)	10.8	26.6**	21.25**
*Active Area (mm^2)	0.21	0.39**	0.7**
Process	28nm CMOS	65nm CMOS	65nm CMOS

*Specified for one element **Not including LO generation




Up-Down Conversion

- Signal conversion from IF to RF in Phased array circuits is challenging
 - Area and Power optimization
 - Frequency range 30 GHz (5G communication systems)
 - Large BW to accommodate high data rate
 - Crowded Band occupation → IRR



UDC module overview

UDC Spec	Value
RF range	24 ... 31 GHz
LO frequency range	21 ... 28 GHz
IF frequency (fixed):	3 GHz
Target TX $P_{1dB,out}$	13-15dBm
Target RX $P_{1dB,out}$	~0dBm
TX conversion gain	15 ... 25 dB
RX conversion gain	10 ... 30 dB
TX/RX Image Rejection	>35 dB




➤ UDC Architecture

- Bidirectional to increase area efficiency of phased array
- Low IF for better power consumption, RX linearity, need for Image-reject architecture
- Bi-directional passive mixer with IQ generation



Front End Spec	Value
BW RX and TX	22 ... 31 GHz
GT RX	17dB
GT TX	19dB
NF	<5dB
P_{1dB}	14dBm
PAE @ P_{1dB}	20%

➤ Front-End Architecture



- TX-RX share same antenna
- T/R switch based on transformer used as impedance inverter saving area respect to common $\lambda/4$ T-line
- RX based on inductively degenerated LNA plus Cascode stage for better gain and isolation
- PA stage and driver stage are using neutralized common source topology
- Common gate stage used as input for the matching
- Design based on Broadband impedance transformation featuring in-band constant group delay




**Switch OFF
(RX mode)**



**Switch ON
(TX Mode)**



UDC Design







➤ UDC Design

- IQ bidirectional network with calibration circuitry to balance IQ path in TX and RX
- IQ passive mixer architecture based on transmission –gate to achieve high linearity and power
- RX IF: three stage amplifier with TIA and R-2R for matching and having variable gain configurations
- TX IF: two stage amplifier, resonant load for gain and linearity enhancement plus variable attenuator for gain control which set high impedance in RX mode

UDC –Wideband IQ generation


- IQ generation based on hybrid coupler
- Multi-stage hybrid couplers can be leveraged to increase bandwidth and reduce quadrature error
- Saturated amplifiers reduce amplitude mismatch between I and Q path






- Technology: 28nm bulk CMOS by TSMC
- Small area of 0.25mm² due too compact implementation of bi-directional transceiver with transformer based T/R switch
- 5% EVM at $P_{out}^{avg} = 4.3dBm$ 64-QAM OFDM
- Wideband transformer design allows 9 GHz BW

Transmitter Path




Receiver Path





*ESSCIRC2021	This Work	[2]	[5]	[3]	[1]
CMOS Tech.	28 nm	65 nm	65 nm	28 nm	65 nm
Freq. [GHz]	22-31	27	26.5-29.5	28.5	24-28
Supply [V]	0.9	1	-	1.05	-
TX gain [dB]	19	35	20	35	27*
TX P _{1dB} [dBm]	14	14.4	11.3	9.5	16.1
TX PAE _{1dB} [%]	18.7	14.5	-	8.5	16.6
RX NF [dB]	4.9	5.9	4.2-5	5.6	4.4
RX gain [dB]	17	25.5	17	24	23.2
P _{DC,RX} [mW]	35	50	112	50	40
Area [mm ²]	0.25	0.26	0.58	0.52	0.94



UDC Module Measurements




- Technology: 28nm bulk CMOS by TSMC
- RX P_{DC} 110 mW
- TX P_{DC} 220 mW @ P_{1dB}

Published in JSSC 2022





- Technology: 28nm bulk CMOS by TSMC
- P_{1dB} of 11.5 dBm
- 20 dB gain variation with 1-dB-fine-step control
- IRR > 40 dB, LO leakage < -30 dBm
- Tested with 64-QAM OFDM signals with PAPR = 10dB



- RF-mmWave circuits for Phased Array communication system in 28nm CMOS has been presented
- A 12.9-15.1GHz BBPLL-based LP Phase-Shifting System with $< 100\text{fs}_{\text{RMS}}$ jitter with
 - Direct phase-modulation to avoid mmWave phase shifters and LO distribution
 - DPOC technique to cancel phase mismatches in background achieving 0.7m° phase resolution
- Broad band (22-32 GHz) bidirectional transceiver plus up/down converter module in 28nm CMOS featuring compact area and suitable for TDD systems with IRR > 30 and 40 dB in RX and TX modes, respectively